Thin film plate phase change ram circuit and manufacturing method

ABSTRACT

A memory device comprising a access circuits, an electrode layer over the access circuits, an array of phase change memory bridges over the electrode layer, and a plurality of bit lines over the array of phase change memory bridges. The electrode layer includes electrode pairs. Electrode pairs include a first electrode having a top side, a second electrode having a top side and an insulating member between the first electrode and the second electrode. A bridge of memory material crosses the insulating member, and defines an inter-electrode path between the first and second electrodes across the insulating member.

PARTIES TO A JOINT RESEARCH AGREEMENT

International Business Machines Corporation, a New York corporation:Macronix International Corporation. Ltd., a Taiwan corporation, andInfineon Technologies A.G., a German corporation, are parties to a JointResearch Agreement.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to high density memory devices based onphase change based memory materials, including chalcogenide basedmaterials and other materials, and to methods for manufacturing suchdevices.

2. Description of Related Art

Phase change based memory materials are widely used in read-writeoptical disks. These materials have at least two solid phases, includingfor example a generally amorphous solid phase and a generallycrystalline solid phase. Laser pulses are used in read-write opticaldisks to switch between phases and to read the optical properties of thematerial after the phase change.

Phase change based memory materials, like chalcogenide based materialsand similar materials, also can be caused to change phase by applicationof electrical current at levels suitable for implementation inintegrated circuits. The generally amorphous state is characterized byhigher resistivity than the generally crystalline state, which can bereadily sensed to indicate data. These properties have generatedinterest in using programmable resistive material to form nonvolatilememory circuits, which can be read and written with random access.

The change from the amorphous to the crystalline state is generally alower current operation. The change from crystalline to amorphous,referred to as reset herein, is generally a higher current operation,which includes a short high current density pulse to melt or breakdownthe crystalline structure, after which the phase change material coolsquickly, quenching the phase change process, allowing at least a portionof the phase change structure to stabilize in the amorphous state. It isdesirable to minimize the magnitude of the reset current used to causetransition of phase change material from crystalline state to amorphousstate. The magnitude of the reset current needed for reset can bereduced by reducing the size of the phase change material element in thecell and of the contact area between electrodes and the phase changematerial, so that higher current densities are achieved with smallabsolute current values through the phase change material element.

One direction of development has been toward forming small pores in anintegrated circuit structure, and using small quantities of programmableresistive material to fill the small pores. Patents illustratingdevelopment toward small pores include: Ovshinsky, “Multibit Single CellMemory Element Having Tapered Contact,” U.S. Pat. No. 5,687,112, issuedNov. 11, 1997; Zahorik et al., “Method of Making Chalogenide [sic]Memory Device,” U.S. Pat. No. 5,789,277, issued Aug. 4, 1998; Doan etal., “Controllable Ovonic Phase-Change Semiconductor Memory Device andMethods of Fabricating the Same,” U.S. Pat. No. 6,150,253, issued Nov.21, 2000.

Problems have arisen in manufacturing such devices with very smalldimensions, and with variations in process that meets tightspecifications needed for large-scale memory devices. It is desirabletherefore to provide a memory cell structure having small dimensions andlow reset currents, and a method for manufacturing such structure thatmeets tight process variation specifications needed for large-scalememory devices. It is further desirable to provide a manufacturingprocess and a structure, which are compatible with manufacturing ofperipheral circuits on the same integrated circuit.

SUMMARY OF THE INVENTION

A phase change random access memory PCRAM device is described suitablefor use in large-scale integrated circuits. Technology described hereinincludes a memory device comprising a first electrode having a top side,a second electrode having a top side and an insulating member betweenthe first electrode and the second electrode. The insulating member hasa thickness between the first and second electrodes near the top side ofthe first electrode and the top side of the second electrode. A thinfilm bridge crosses the insulating member, and defines aninter-electrode path between the first and second electrodes across theinsulating member. The inter-electrode path across the insulating memberhas a path length defined by the width of the insulating member. For thepurpose of illustration, the bridge can be thought of as having astructure like a fuse. For the phase change memory however, and unlike afuse, the bridge comprises memory material having at least two solidphases that are reversible, such as a chalcogenide-based material orother related material, by applying a current through the material orapplying a voltage across the first and second electrodes.

The volume of memory material subject of phase change can be very small,determined by the thickness of the insulating member (path length in thex-direction), the thickness of the thin film used to form the bridge(y-direction), and the width of the bridge orthogonal to the path length(z-direction). The thickness of the insulating member and the thicknessof the thin film of memory material used to form the bridge aredetermined in embodiments of the technology by thin film thicknesseswhich are not limited by the two graphic processes used in manufacturingthe memory cell. The width of the bridge is also smaller than a minimumfeature size F that is specified for a lithographic process used inpatterning the layer of material in embodiments of the presentinvention. In one embodiment, the width of the bridge is defined usingphotoresist trimming technologies in which a mask pattern is used todefine a lithographical photoresist structure on the chip having theminimum feature size F, and the photoresist structure is trimmed byisotropic etching to achieve a feature size less than F. The trimmedphotoresist structure is then used to lithographically transfer the morenarrow pattern onto the layer of memory material. Also, other techniquescan be used to form narrow lines of material in a layer on an integratedcircuit. Accordingly, a phase change memory cell with simple structureachieves very small reset current and low power consumption, and iseasily manufactured.

In embodiments of the technology described herein, an array of memorycells is provided. In the array, a plurality of electrode members andinsulating members therebetween comprise an electrode layer on anintegrated circuit. The electrode layer has a top surface which issubstantially planar in some embodiments of the invention. Thecorresponding plurality of thin film bridges across the insulatingmembers between pairs of electrode members comprise memory elements onthe top surface of the electrode layer. A current path from a firstelectrode in the electrode layer through a thin film bridge on the topsurface of the electrode layer to a second electrode in the electrodelayer is established for each memory cell in the array.

Circuitry below the electrode layer on integrated circuits describedherein can be implemented using well understood technology for logiccircuitry and memory array circuitry, such as CMOS technology. In oneembodiment, an isolation device such as a transistor has a terminalbeneath at least a second electrode in an electrode pair, and aconductor forms a connection between the terminal of the transistor andthe second electrode for a memory cell in the array. According to arepresentative embodiment, the circuitry below the electrode layerincludes a plurality of bias lines, such as common source conductors,and a plurality of isolation devices. The isolation devices in theplurality have a first terminal coupled to a bias line in the pluralityof bias lines, a second terminal, and a conductor extending between thesecond terminal and the first electrode in the electrode layer of acorresponding memory cell in the array. In addition, a plurality of wordlines is provided in the circuitry beneath the electrode layer. Wordlines in the plurality are coupled with isolation devices for memorycells along respective rows in the array, so that control signals on theword lines control connection of memory cells along the respective rowsto one of the bias lines in the plurality of bias lines. In one arrayembodiment described herein, bias lines in the plurality of bias linesare arranged adjacent corresponding pairs of rows in the array, and tworows of isolation devices in the plurality of isolation devices coupledwith said corresponding pairs of rows of memory cells are coupled to ashared bias line in the plurality of bias lines.

Also, in one array embodiment described herein, circuitry above theelectrode layer includes a plurality of bit lines. In an embodimenthaving bit lines above the electrode layer that is described herein,electrode members in the electrode layer which act as a first electrodefor a memory cell are shared so that a single electrode member providesa first electrode for two memory cells in a column of the array. Also,in an embodiment that is described herein, bit lines in the plurality ofbit lines are arranged along corresponding columns in the array, and twoadjacent memory cells in the corresponding columns share a contactstructure for contacting said first electrodes.

A method for manufacturing a memory device is also described. The methodcomprises forming an electrode layer on a substrate which comprisescircuitry made using front-end-of-line procedures. The electrode layerin this method has a top surface. The electrode layer includes a firstelectrode and a second electrode, and an insulating member between thefirst and second electrodes for each phase change memory cell to beformed. The first and second electrodes and the insulating member extendto the top surface of the electrode layer, and the insulating member hasa width between the first and second electrodes at the top surface, asdescribed above in connection with the phase change memory cellstructures. The method also includes forming a bridge of memory materialon the top surface of the electrode layer across the insulating memberfor each memory cell to be formed. The bridge comprises a film of memorymaterial having a first side and a second side and contacts the firstand second electrodes on the first side. The bridge defines aninter-electrode path between the first and second electrodes across theinsulating member having a path length defined by the width of theinsulating member. In embodiments of the method, an access structureover the electrode layer is made by forming a patterned conductive layerover said bridge, and forming a contact between said first electrode andsaid patterned conductive layer.

In an embodiment of the manufacturing method, the electrode layer ismade by a process comprising a number of steps including the following:

forming a dielectric layer on a substrate;

forming a first conductive layer on the dielectric layer;

etching a pattern in the first conductive layer, the pattern includingregions between the stacks exposing the substrate, and stacks on thesubstrate including remaining portions of the dielectric layer andremaining portions of the first conductive layer, the stacks havingsidewalls;

forming a sidewall dielectric layer over the stacks and etching thesidewall dielectric layer to form sidewall spacers on the sidewalls ofthe stacks;

forming a second conductive layer over the regions between the stacks,the sidewall spacers and the stacks; and

polishing the second conductive layer, by chemical mechanical polishingor otherwise, to define the electrode layer, wherein the sidewallspacers are exposed on the top surface and act as the insulating member,portions of the first conductive layer in the stacks are exposed on thetop surface and act as the first electrode, and portions of the secondconductive layer in the regions between the stacks are exposed on thetop surface and act as the second electrode.

In an embodiment of the manufacturing method, the bridges of memorymaterial are made by a process comprising a number of steps includingthe following:

forming a layer of memory material on the top surface of the electrodelayer;

forming a layer of resist material over the layer of memory material;

patterning the layer of resist material using a lithographic process todefine a stripe;

trimming the width of the stripe to define a more narrow stripe ofresist material over the layer of memory material;

etching the layer of memory material which is not protected by the morenarrow stripe of resist material to form a stripe of memory material;and

patterning the stripe of memory material to define said bridge.

The method described herein for formation of the bridge, for use in amemory cell in the PCRAM, can be used to make a very small bridge forother uses. Nano-technology devices with very small bridge structuresare provided using materials other than phase change to materials, likemetals, dielectrics, organic materials, semiconductors, and so on.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an embodiment of a thin film bridge phase changememory element.

FIG. 2 illustrates a current path in a thin film bridge phase changememory element as shown in FIG. 1.

FIG. 3 illustrates an active region for phase changes in a thin filmbridge phase change memory element as shown in FIG. 1.

FIG. 4 illustrates dimensions for a thin film bridge phase change memoryelement as shown in FIG. 1.

FIG. 5 illustrates a structure for a pair of phase change memoryelements with access circuitry below an electrode layer and bit linesabove the electrode layer.

FIG. 6 shows a layout or plan view for the structure illustrated in FIG.5.

FIG. 7 is a schematic diagram for a memory array comprising phase changememory elements.

FIG. 8 is a block diagram of an integrated circuit device including athin film fuse phase change memory array and other circuitry.

FIG. 9 is a cross-section of a substrate that includes access circuitryformed by front-end-of-line processes, made in a process formanufacturing a phase change memory device based on the structure shownin FIG. 5.

FIG. 10 is a cross-section showing initial steps in formation of anelectrode layer for the structure shown in FIG. 5.

FIGS. 11A and 11B show layout and cross-sectional views for patterningthe structure of FIG. 10, forming electrode stacks in the electrodelayer for the structure shown in FIG. 5.

FIG. 12 shows a cross-sectional view corresponding to steps forformation of sidewall insulators on the electrode stacks of FIG. 11B.

FIG. 13 shows a cross-sectional view corresponding to steps forformation of a layer of conductor material over the structure of FIG.12.

FIG. 14 shows a cross-sectional view corresponding to steps forpolishing the conductive material and sidewall insulators in thestructure of FIG. 13.

FIG. 15 shows a cross-sectional view corresponding to steps for forminga thin film layer of phase change material and a protective cap layer onthe structure of FIG. 14.

FIGS. 16A and 16B show layout and cross-sectional views for patterningthe thin film layer of phase change material of FIG. 15, forming stripsof photoresist on the phase change material.

FIGS. 17A and 17B show layout and cross-sectional views for patterningthe thin film layer of phase change material of FIG. 15, after etchingthe strips of photoresist of FIGS. 16A and 16B to form narrow strips ofphotoresist.

FIGS. 18A and 18B show layout and cross-sectional views of the strips ofphase change material after etching the thin film layer of phase changematerial according to the pattern of photoresist shown in FIGS. 17A and17B.

FIGS. 19A and 19B show layout and cross-sectional views for patterningthe strips of phase change material of FIGS. 18A and 18B, used to formbridges of phase change material on the electrode layer.

FIGS. 20A and 20B show layout and cross-sectional views of the bridgesof phase change material after etching according to the pattern of FIGS.19A and 19B.

FIG. 21 shows a cross-sectional view corresponding to steps for forminga dielectric fill layer over the structure shown in FIGS. 20A and 20B,including the electrode layer and the bridges of phase change material.

FIGS. 22A and 22B show layout and cross-sectional views after formationof conductive plugs in the dielectric fill layer contacting the bridgesof phase change material in the structure shown in FIG. 21.

FIG. 23 shows a cross-sectional view corresponding to steps for forminga patterned conductive layer structure over the structure shown in FIGS.22A and 22B.

FIGS. 24A-24E illustrate an alternative process for polishing theelectrode layer, corresponding with the process illustrated withreference to FIG. 14.

FIGS. 25A-25B illustrate a first step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon mask trimming.

FIGS. 26A-26B illustrate a second step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon mask trimming.

FIGS. 27A-27B illustrate a third step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon mask trimming.

FIGS. 28A-28B illustrate a first step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon a bridge sidewall mask.

FIGS. 29A-29B illustrate a second step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon a bridge sidewall mask.

FIGS. 30A-30B illustrate a third step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon a bridge sidewall mask.

FIGS. 31A-31B illustrate a fourth step in a set of steps formanufacturing a self-aligned memory bridge and electrode structure basedon a bridge sidewall mask.

FIGS. 32A-3B illustrate a fifth step in a set of steps for manufacturinga self-aligned memory bridge and electrode structure based on a bridgesidewall mask.

FIG. 33 illustrates a sixth step in a set of steps for manufacturing aself-aligned memory bridge and electrode structure based on a bridgesidewall mask.

FIGS. 34A-34B illustrate a first step in a set of steps formanufacturing a bridge of memory material using a damascene procedure.

FIGS. 35A-35B illustrate a second step in a set of steps formanufacturing a bridge of memory material using a damascene procedure.

FIG. 36 illustrates a third step in a set of steps for manufacturing abridge of memory material using a damascene procedure.

FIG. 37 illustrates a fourth step in a set of steps for manufacturing abridge of memory material using a damascene procedure.

FIG. 38 illustrates a fifth step in a set of steps for manufacturing abridge of memory material using a damascene procedure.

FIGS. 39A and 39B illustrate a sixth step in a set of steps formanufacturing a bridge of memory material using a damascene procedure.

FIG. 40 illustrates a first step in a set of steps for manufacturing abridge of memory material using an alternative damascene procedure.

FIGS. 41A-41B illustrate a second step in a set of steps formanufacturing a bridge of memory material using an alternative damasceneprocedure.

FIGS. 42A-42B illustrate a third step in a set of steps formanufacturing a bridge of memory material using an alternative damasceneprocedure.

FIGS. 43A-43B illustrate a fourth step in a set of steps formanufacturing a bridge of memory material using an alternative damasceneprocedure.

FIGS. 44A-44B illustrate a fifth step in a set of steps formanufacturing a bridge of memory material using an alternative damasceneprocedure.

FIG. 45 illustrates a sixth step in a set of steps for manufacturing abridge of memory material using an alternative damascene procedure.

FIG. 46 illustrates a seventh step in a set of steps for manufacturing abridge of memory material using an alternative damascene procedure.

FIG. 47 illustrates a first step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIG. 48 illustrates a second step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIG. 49 illustrates a third step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIG. 50 illustrates a fourth step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIG. 51 illustrates a fifth step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIG. 52 illustrates a sixth step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIG. 53 illustrates a seventh step in a procedure for forming a narrowbridge of material, based on a two-sided, side wall mask procedure.

FIGS. 54A-54B illustrate an eighth step in a procedure for forming anarrow bridge of material, based on a two-sided, side wall maskprocedure.

FIG. 55 illustrates a first step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 56 illustrates a second step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 57 illustrates a third step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 58 illustrates a fourth step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 59 illustrates a fifth step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 60 illustrates a sixth step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 61 illustrates a seventh step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 62 illustrates a eighth step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 63 illustrates a ninth step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 64 illustrates a tenth step in a dual damascene procedure used toform the electrode layer for a memory device as described herein.

FIG. 65 illustrates an eleventh step in a dual damascene procedure usedto form the electrode layer for a memory device as described herein.

FIG. 66 provides an alternative perspective of the structure shown inFIG. 65.

FIG. 67 illustrates a first step of the front-end-of-line processesforming self-aligned contacts with an implementation of a memoryarchitecture described herein.

FIG. 68 illustrates a second step of the front-end-of-line processesforming self-aligned contacts with an implementation of a memoryarchitecture described herein.

FIG. 69 illustrates a third step of the front-end-of-line processesforming self-aligned contacts with an implementation of a memoryarchitecture described herein.

FIG. 70 illustrates a fourth step of the front-end-of-line processesforming self-aligned contacts with an implementation of a memoryarchitecture described herein.

FIG. 71 illustrates a fifth step of the front-end-of-line processesforming self-aligned contacts with an implementation of a memoryarchitecture described herein.

FIG. 72 shows an array architecture for a memory device using thestructure of FIG. 71.

DETAILED DESCRIPTION

A detailed description of thin film fuse phase change memory cells,arrays of such memory cells, and methods for manufacturing such memorycells, is provided with reference to FIGS. 1-72.

FIG. 1 illustrates a basic structure of a memory cell 10 including abridge 11 of memory material on an electrode layer which comprises afirst electrode 12, a second electrode 13, and an insulating member 14between the first electrode 12 and the second electrode 13. Asillustrated, the first and second electrodes 12, 13 have top surfaces 12a and 13 a. Likewise the insulating member 14 has a top surface 14 a.The top surfaces 12 a, 13 a, 14 a of the structures in the electrodelayer define a substantially planar top surface for the electrode layerin the illustrated embodiment. The bridge 11 of memory material lies onthe planar top surface of the electrode layer, so that contacts betweenthe first electrode and the bridge 11 and between the second electrode13 and the bridge 11 are made on the bottom side of the bridge 11.

FIG. 2 shows a current path 15 between the first electrode 12, thebridge 11, and the second electrode 13 formed by the memory cellstructure. Access circuitry can be implemented to contact the firstelectrode 12 and the second electrode 13 in a variety of configurationsfor controlling the operation of the memory cell, so that it can beprogrammed to set the bridge 11 in one of the two solid phases that canbe reversibly implemented using the memory material. For example, usinga chalcogenide-based phase change memory material, the memory cell maybe set to a relatively high resistivity state in which at least aportion of the bridge in the current path is an amorphous state, and arelatively low resistivity state in which most of the bridge in thecurrent path is in a crystalline state.

FIG. 3 shows the active channel 16 in the bridge 11, where the activechannel 16 is the region in which the material is induced to changebetween the at least two solid phases. As can be appreciated, the activechannel 16 can be made extremely small in the illustrated structure,reducing the magnitude of current needed to induce the phase changes.

FIG. 4 illustrates important dimensions of the memory cell 10. Thelength L (x-dimension) of the active channel is defined by the thicknessof the insulating member 14 (called channel dielectric in the figure),between the first electrode 12 and the second electrode 13. This lengthL can be controlled by controlling the width of the insulating member 14in embodiments of the memory cell. In representative embodiments, thewidth of the insulating member 14 can be established using a thin filmdeposition technique to form a thin sidewall dielectric on the side ofan electrode stack. Thus, embodiments of the memory cell have a channellength L less than 100 nm. Other embodiments have a channel length L ofabout 40 nm or less. In yet other embodiments, the channel length isless than 20 nm. It will be understood that the channel length L can beeven smaller than 20 nm, using thin-film deposition techniques such asatomic layer deposition and the like, according to the needs of theparticular application.

Likewise, the bridge thickness T (y-dimension) can be very small inembodiments of the memory cell. This bridge thickness T can beestablished using a thin film deposition technique on the top surfacesof the first electrode 12, insulating member 14, and second electrode13. Thus, embodiments of the memory cell have a bridge thickness T about50 nm or less. Other embodiments of the memory cell have a bridgethickness of about 20 nm or less. In yet other embodiments, the bridgethickness T is about 10 nm or less. It will be understood that thebridge thickness T can be even smaller than 10 nm, using thin filmdeposition techniques such as atomic layer deposition and the like,according to the needs of the particular application, so long as thethickness is sufficient for the bridge performs its purpose as memoryelement, having at least two solid phases, reversible by a current or bya voltage applied across the first and second electrodes.

As illustrated in FIG. 4, the bridge width W (z-dimension) is likewisevery small. This bridge width W is implemented in preferred embodiments,so that it has a width less than 100 nm. In some embodiments, the bridgewidth W is about 40 nm or less.

Embodiments of the memory cell include phase change based memorymaterials, including chalcogenide based materials and other materials,for the bridge 11. Chalcogens include any of the four elements oxygen(O), sulfur (S), selenium (Se), and tellurium (Te), forming part ofgroup VI of the periodic table. Chalcogenides comprise compounds of achalcogen with a more electropositive element or radical. Chalcogenidealloys comprise combinations of chalcogenides with other materials suchas transition metals. A chalcogenide alloy usually contains one or moreelements from column six of the periodic table of elements, such asgermanium (Ge) and tin (Sn). Often, chalcogenide alloys includecombinations including one or more of antimony (Sb), gallium (Ga),indium (In), and silver (Ag). Many phase change based memory materialshave been described in technical literature, including alloys of: Ga/Sb,In/Sb, In/Se, Sb/Te, Ge/Te, Ge/Sb/Te, In/Sb/Te, Ga/Se/Te, Sn/Sb/Te,In/Sb/Ge, Ag/In/Sb/Te, Ge/Sn/Sb/Te, Ge/Sb/Se/Te and Te/Ge/Sb/S. In thefamily of Ge/Sb/Te alloys, a wide range of alloy compositions may beworkable. The compositions can be characterized asTe_(a)Ge_(b)Sb_(100−(a+b)). One researcher has described the most usefulalloys as having an average concentration of Te in the depositedmaterials well below 70%, typically below about 60% and ranged ingeneral from as low as about 23% up to about 58% Te and most preferablyabout 48% to 58% Te. Concentrations of Ge were above about 5% and rangedfrom a low of about 8% to about 30% average in the material, remaininggenerally below 50%. Most preferably, concentrations of Ge ranged fromabout 8% to about 40%. The remainder of the principal constituentelements in this composition was Sb. These percentages are atomicpercentages that total 100% of the atoms of the constituent elements.(Ovshinsky '112 patent, cols 10-11.) Particular alloys evaluated byanother researcher include Ge₂Sb₂Te₅, GeSb₂Te₄ and GeSb₄Te₇ (NoboruYamada, “Potential of Ge—Sb—Te Phase-Change Optical Disks forHigh-Data-Rate Recording”, SPIE v. 3109, pp. 28-37 (1997).) Moregenerally, a transition metal such as chromium (Cr), iron (Fe), nickel(Ni), niobium (Nb), palladium (Pd), platinum (Pt) and mixtures or alloysthereof may be combined with Ge/Sb/Te to form a phase change alloy thathas programmable resistive properties. Specific examples of memorymaterials that may be useful are given in Ovshinsky '112 at columns11-13, which examples are hereby incorporated by reference.

Phase change alloys are capable of being switched between a firststructural state in which the material is in a generally amorphous solidphase, and a second structural state in which the material is in agenerally crystalline solid phase in its local order in the activechannel region of the cell. These alloys are at least bistable. The termamorphous is used to refer to a relatively less ordered structure, moredisordered than a single crystal, which has the detectablecharacteristics such as higher electrical resistivity than thecrystalline phase. The term crystalline is used to refer to a relativelymore ordered structure, more ordered than in an amorphous structure,which has detectable characteristics such as lower electricalresistivity than the amorphous phase. Typically, phase change materialsmay be electrically switched between different detectable states oflocal order across the spectrum between completely amorphous andcompletely crystalline states. Other material characteristics affectedby the change between amorphous and crystalline phases include atomicorder, free electron density and activation energy. The material may beswitched either into different solid phases or into mixtures of two ormore solid phases, providing a gray scale between completely amorphousand completely crystalline states. The electrical properties in thematerial may vary accordingly.

Phase change alloys can be changed from one phase state to another byapplication of electrical pulses. It has been observed that a shorter,higher amplitude pulse tends to change the phase change material to agenerally amorphous state. A longer, lower amplitude pulse tends tochange the phase change material to a generally crystalline state. Theenergy in a shorter, higher amplitude pulse is high enough to allow forbonds of the crystalline structure to be broken and short enough toprevent the atoms from realigning into a crystalline state. Appropriateprofiles for pulses can be determined, without undue experimentation,specifically adapted to a particular phase change alloy. In followingsections of the disclosure, the phase change material is referred to asGST, and it will be understood that other types of phase changematerials can be used. A material useful for implementation of a PCRAMdescribed herein is Ge₂Sb₂Te₅.

FIG. 5 depicts a structure for PCRAM cells. The cells are formed on asemiconductor substrate 20. Isolation structures such as shallow trenchisolation STI dielectrics (not shown) isolate pairs of rows of memorycell access transistors. The access transistors are formed by n-typeterminal 26 acting as a common source region and n-type terminals 25 and27 acting as drain regions in a p-type substrate 20. Polysilicon wordlines 23 and 24 form the gates of the access transistors. A dielectricfill layer (not illustrated) is formed over the polysilicon word lines.The layer is patterned and conductive structures, including commonsource line 28 and plug structures 29 and 30 are formed. The conductivematerial can be tungsten or other materials and combinations suitablefor the plug and lines structures. The common source line 28 contactsthe source region 26, and acts as a common source line along a row inthe array. The plug structures 29 and 30 contact the drain terminals 25and 26, respectively. The fill layer (not shown), the common source line28 and the plug structures 29 and 30, have a generally planar topsurface, suitable for formation of an electrode layer 31.

The electrode layer 31 includes electrode members 32, 33 and 34, whichare separated from one another by an insulating member including fences35 a and 35 b formed for example by a sidewall process as describedbelow, and base member 39. The base member 39 can be thicker than thefences 35 a, 35 b in embodiments of the structure, and separates theelectrode member 33 from the common source line 28. For example the basemember can be for instance, 80 to 140 nm thick while the fences are muchnarrower, as needed to reduce capacitive coupling between the sourceline 28 and the electrode member 33. The fences 35 a, 35 b comprise athin film dielectric material on the sidewalls of electrode members 32,34 in the illustrated embodiment, with a thickness at the surface of theelectrode layer 31 determined by the thin film thickness on thesidewalls.

A thin film bridge 36 of memory material, such as GST, overlies theelectrode layer 31 on one side traversing across the fence member 35 a,forming a first memory cell, and a thin film bridge 37 of memorymaterial, such as GST, overlies the electrode layer 31 on another sidetraversing across the fence member 35 b, forming a second memory cell.

A dielectric fill layer (not illustrated) overlies the thin film bridges36, 37. The dielectric fill layer comprises silicon dioxide, apolyimide, silicon nitride or other dielectric fill materials. Inembodiments, the fill layer comprises a relatively good insulator forheat as well as for electricity, providing thermal and electricalisolation for the bridges. Tungsten plug 38 contacts the electrodemember 33. A patterned conductive layer 40, comprising metal or otherconductive material, including bit lines in an array structure, overliesthe dielectric fill layer, and contacts the plug 38 to establish accessto the memory cells corresponding to the thin film bridge 36 and thethin film bridge 37.

FIG. 6 shows the structure above the semiconductor substrate layer 20 ofFIG. 5 in layout view. Thus, the word lines 23 and 24 are laid outsubstantially parallel to the common source line 28, along those in anarray of memory cells. Plugs 29 and 30 contact terminals of accesstransistors in the semiconductor substrate and the underside ofelectrode members 32 and 34 respectively. Thin film bridges 36 and 37 ofmemory material overlie the electrode members 32, 33 and 34, and theinsulating fences 35 a, 35 b separating the electrode members. Plug 38contacts the electrode member 33 between the bridges 36 and 37 and theunderside of a metal bit line 41 (transparent in FIG. 6) in thepatterned conductive layer 40. Metal bit line 42 (not transparent) isalso illustrated in FIG. 6 to emphasize the array layout of thestructure.

In operation, access to the memory cell corresponding with bridge 36 isaccomplished by applying a control signal to the word line 23, whichcouples the common source line 28 via terminal 25, plug 29, andelectrode member 32 to the thin-film bridge 36. Electrode member 33 iscoupled via the contact plug 38 to a bit line in the patternedconductive layer 40. Likewise, access to the memory cell correspondingwith bridge 37 is accomplished by applying a control signal to the wordline 24.

It will be understood that a wide variety of materials can be utilizedin implementation of the structure illustrated in FIGS. 5 and 6. Forexample, copper metallization can be used. Other types of metallization,including aluminum, titanium nitride, and tungsten based materials canbe utilized as well. Also, non-metal conductive material such as dopedpolysilicon can be used. The electrode material in the illustratedembodiment is preferably TiN or TaN. Alternatively, the electrodes maybe TiAlN or TaAlN, or may comprise, for further examples, one or moreelements selected from the group consisting of Ti, W, Mo, Al, Ta, Cu,Pt, Ir, La, Ni, and Ru and alloys thereof. The inter-electrode fencemembers 35 a, 35 b may be silicon oxide, silicon oxynitride, siliconnitride, Al₂O₃, or other low K dielectrics. Alternatively, theinter-electrode insulating layer may comprise one or more elementsselected from the group consisting of Si, Ti, Al, Ta, N, O, and C.

FIG. 7 is a schematic illustration of a memory array, which can beimplemented as described with reference to FIGS. 5 and 6. Thus,reference numerals for elements of FIG. 7 match corresponding elementsin the structure of FIGS. 5 and 6. It will be understood that the arraystructure illustrated in FIG. 7 can be implemented using other cellstructures. In a schematic illustration of FIG. 7, the common sourceline 28, the word line 23 and the word line 24 are arranged generallyparallel in the Y-direction. Bit lines 41 and 42 are arranged generallyparallel in the X-direction. Thus, a Y-decoder and a word line driver inblock 45 are coupled to the word lines 23, 24. An X-decoder and set ofsense amplifiers in block 46 are coupled to the bit lines 41 and 42. Thecommon source line 28 is coupled to the source terminals of accesstransistors 50, 51, 52 and 53. The gate of access transistor 50 iscoupled to the word line 23. The gate of access transistor 51 is coupledto the word line 24. The gate of access transistor 52 is coupled to theword line 23. The gate of access transistor 53 is coupled to the wordline 24. The drain of access transistor 50 is coupled to the electrodemember 32 for bridge 36, which is in turn coupled to electrode member34. Likewise, the drain of access transistor 51 is coupled to theelectrode member 33 for bridge 36, which is in turn coupled to theelectrode member 34. The electrode member 34 is coupled to the bit line41. For schematic purposes, the electrode member 34 is illustrated atseparate locations on the bit line 41. It will be appreciated thatseparate electrode members can be utilized for the separate memory cellbridges in other embodiments. Access transistors 52 and 53 are coupledto corresponding memory cells as well on line 42. It can be seen thatthe common source line 28 is shared by two rows of memory cells, where arow is arranged in the Y-direction in the illustrated schematic.Likewise, the electrode member 34 is shared by two memory cells in acolumn in the array, where a column is arranged in the X-direction inthe illustrated schematic.

FIG. 8 is a simplified block diagram of an integrated circuit accordingto an embodiment of the present invention. The integrated circuit 74includes a memory array 60 implemented using thin film fuse phase changememory cells, on a semiconductor substrate. A row decoder 61 is coupledto a plurality of word lines 62, and arranged along rows in the memoryarray 60. A column decoder 63 is coupled to a plurality of bit lines 64arranged along columns in the memory array 60 for reading andprogramming data from the thin film fuse phase change memory cells inthe array 60. Addresses are supplied on bus 65 to column decoder 63 androw decoder 61. Sense amplifiers and data-in structures in block 66 arecoupled to the column decoder 63 via data bus 67. Data is supplied viathe data-in line 71 from input/output ports on the integrated circuit 75or from other data sources internal or external to the integratedcircuit 75, to the data-in structures in block 66. In the illustratedembodiment, other circuitry is included on the integrated circuit, suchas a general purpose processor or special purpose application circuitry,or a combination of modules providing system-on-a-chip functionalitysupported by the thin film fuse phase change memory cell array. Data issupplied via the data-out line 72 from the sense amplifiers in block 66to input/output ports on the integrated circuit 75, or to other datadestinations internal or external to the integrated circuit 75.

A controller implemented in this example using bias arrangement statemachine 69 controls the application of bias arrangement supply voltages68, such as read, program, erase, erase verify and program verifyvoltages. The controller can be implemented using special-purpose logiccircuitry as known in the art. In alternative embodiments, thecontroller comprises a general-purpose processor, which may beimplemented on the same integrated circuit, which executes a computerprogram to control the operations of the device. In yet otherembodiments, a combination of special-purpose logic circuitry and ageneral-purpose processor may be utilized for implementation of thecontroller.

FIG. 9 illustrates a structure 99 after front-end-of-line processing,forming the standard CMOS components in the illustrated embodimentcorresponding to the word lines, the source line, and the accesstransistors in the array shown in FIG. 7. In FIG. 9, source line 106overlies doped region 103 in the semiconductor substrate, where thedoped region 103 corresponds with the source terminal of a first accesstransistor on the left in the figure, and of a second access transistoron the right in the figure. In this embodiment, the source line 106extends to the top surface of the structure 99. In other embodiments thesource line does not extend all the way to the surface. Doped region 104corresponds with the drain terminal of the first access transistor. Aword line including polysilicon 107, and silicide cap 108, acts as thegate of the first access transistor. Dielectric layer 109 overlies thepolysilicon 107 and silicide cap 108. Plug 110 contacts doped region104, and provides a conductive path to the surface of the structure 99for contact to a memory cell electrode as described below. The drainterminal of the second access transistor is provided by doped region105. A word line including polysilicon line 111, and the silicide cap(not labeled) acts as the gate for the second access transistor. Plug112 contacts doped region 105 and provides a conductive path to the topsurface of the structure 99 for contact to a memory cell electrode asdescribed below. Isolation trenches 101 and 102 separate thetwo-transistor structure coupled to the plugs 110 and 112, from adjacenttwo-transistor structures. On the left doped region 115, word linepolysilicon 117 and plug 114 are shown. On the right doped region 116,word line polysilicon 118 and plug 113 are shown. The structure 99illustrated in FIG. 9 provides a substrate for formation of memory cellcomponents, including the first and second electrodes, and the bridge ofmemory material, as described in more detail below.

FIG. 10 illustrates a next stage in the process, in which a thindielectric layer 120 comprising silicon nitride SiN or other material,is formed on the surface of the structure 99. Then a layer 121 ofconductive electrode material such as titanium nitride TiN is formed onthe dielectric layer 120.

FIGS. 11A and 11B illustrate a next stage m the process, in which theconductive electrode layer 121 and the dielectric layer 120 arepatterned to define electrode stacks 130, 131 and 132 on the surface ofthe structure 99 (130 a, 131 a, 132 a in FIG. 11A). In an embodiment,the electrode stacks are defined by a mask lithographic step thatproduces a patterned layer of photoresist, followed by dimensionmeasurement and verification steps known in the art, and then etching ofthe TiN and SiN used for formation of the layers 121 and 120. The stackshave sidewalls 133 and 134.

FIG. 12 illustrates a next stage in the process, in which dielectricsidewalls is 140, 141, 142 and 143 are formed on the sidewalls of thestacks 130, 131, 132, by forming a thin film dielectric layer (notshown) that is conformal with the stacks and the sidewalls of thestacks, and then anisotropically etching the thin film dielectric toremove it from the regions between the stacks and on the surfaces of thestacks, while remaining on the sidewalls. In embodiments of the process,the material used for formation of the sidewalls 140, 141, 142 and 143comprises SiN or other dielectric material, such as silicon dioxide,silicon oxynitride, aluminum oxide, and the like.

FIG. 13 illustrates a next stage in the process, in which a secondelectrode material layer 150 is formed over the stacks 130, 131 132 andthe sidewalls 140, 141, 142, 143. The electrode material layer 150comprises TiN or other suitable conductive material, such as TaN,aluminum alloys, copper alloys, doped polysilicon, etc.

FIG. 14 illustrates a next stage in the process, in which the secondelectrode material layer 150, the sidewalls 140, 141, 142, 143 and thestacks 130, 131, 132 are etched and planarized to define an electrodelayer over the substrate provided by structure 99. Embodiments of theprocess for polishing include a chemical mechanical polishing process,followed by brush clean and liquid and or gas clean procedures, as knownin the art. The electrode layer includes electrode members 160, 161,162, and insulating members 163 and 164 in between them. The electrodelayer in the illustrated embodiment has a substantially planar topsurface. In the embodiment shown, the insulating members 163 and 164comprise portions of a structure which also extends beneath electrodemember 161, isolating it from the source line. Other example structuresmay use different materials for the electrode members and insulatingmembers.

FIG. 15 illustrates a next stage in the process, in which a thin filmlayer 170 of a phase change based memory material is formed on thesubstantially planar top surface of the electrode layer. The memorymaterial is deposited using sputtering without collimation at about 250degrees C. This results in a thin film having a thickness of about 60nanometers or less, when using Ge₂Sb₂Te₅ as the phase change memorymaterial. Embodiments involve sputtering the entire wafer to thicknessof about 40 nanometers on the flat surfaces. The thin film layer 170 hasa thickness less than 100 nm in some embodiments, and more preferably 40nm or less. In embodiments of the memory device, the thin film layer 170has a thickness of less than 20 nm, such as 10 nm. After forming thethin film layer 170, a protective cap layer 171 is formed. Theprotective cap layer 171 comprises a low-temperature deposited silicondioxide or other dielectric material formed over the thin film layer170. The protective cap layer 171 is preferably a good electricalinsulator and a good thermal insulator, and protects the memory materialfrom exposure in subsequent steps, such photoresist stripping stepswhich can damage the material. The process involves formation of alow-temperature liner dielectric, such as a silicon nitride layer orsilicon oxide layer, using a process temperature less than about 200degrees C. One suitable process is to apply silicon dioxide using PECVD.After formation of the protective cap layer 171, a dielectric fill overthe memory material can be implemented using a higher temperatureprocess such as high-density plasma HDP CVD.

FIGS. 16A and 16B illustrate a next stage in the process, in which aphotoresist layer 180 is formed and patterned in a mask lithographicprocess to define strips 180 a, 180 b over the thin film layer 170 andprotective cap layer 171. As seen in FIG. 16A, the insulating members163 and 164 are exposed between the strips 180 a, 180 b of photoresist.The strips of photoresist are made as narrow as possible according tothe lithographic process applied. For example, the strips have a widthequal to the minimum feature size F for the lithographic process used,where the minimum feature size for a process may be on the order of 0.2microns (200 nm), 0.14 microns, or 0.09 microns in current masklithographic processes. Obviously, embodiments of the process can beadapted to narrower minimum feature sizes as lithographic processesadvance.

FIGS. 17A and 17B illustrate a next stage in the process, in which thephotoresist strips 180 a, 180 b of FIG. 16A are trimmed to form morenarrow photoresist strips 190 a, 190 b. As shown in FIG. 17B, thetrimmed photoresist 190 is also thinner than the photoresist layer 180of FIG. 16B. In one embodiment, the photoresist strips are trimmed byisotropic etching using a reactive ion etch process or otherwise. Theetching trims the photoresist strips to more narrow line widths.Embodiments of the more narrow photoresist strips 190 a, 190 b are lessthan 100 nm wide. In other embodiments the more narrow photoresiststrips 190 a, 190 b are about 40 nm or less wide. Photoresist trimmingis applied using an oxide plasma to isotropically etch the photoresist,which trims its width and thickness down to a width of for example about40 nanometers in a 0.09 micron (90 nanometer) minimum feature sizelithographic process environment. In an alternative, a hard mask layer,such as a low temperature deposited layer of SiN or SiO₂ can be put onthe bottom of the photoresist pattern to prevent etching damage of thememory material during the photoresist stripping process.

FIGS. 18A and 18B illustrate a next stage in the process, in which themore narrow photoresist strips 190 a, 190 b are used for an etch mask,and the thin film layer 200 of memory material is etched tolithographically define strips 200 a, 200 b of memory material, with orwithout the protective cap layer 201. As shown, the strips 200 a, 200 bspan across the insulating members 163, 164, and the electrode membersin the electrode layer. In embodiments of the process the memorymaterial comprises a GST chalcogenide based material, and is etchedusing for example, a chlorine-based or fluorine-based, reactive ionetching process.

FIGS. 19A and 19B illustrate a next stage in the process, in whichanother photoresist layer 210, 211, 212 is formed and patterned todefine photoresist structures 210 a, 210 b, 211 a, 211 b, 212 a and 212b. The cell structures correspond with pairs of memory cells asdescribed below. The cell structures are wider than the strips 200 a,200 b of memory material because they have a width equal to the widthachieved using the lithographic process applied in the manufacturingprocess, such as a photomask based lithographic process, withouttrimming. Thus, the width in some embodiments is equal to the minimumfeature size F for the lithographic process applied in forming thelayer.

FIGS. 20A and 20B illustrate a next stage in the process, in which thephotoresist structures 210 a, 210 b, 211 a, 211 b, 212 a and 212 b areused as etch masks to define cell structures (220 a, 220 b, 221 a, 221b, 222 a and 222 b, in FIG. 20A, 220, 2221, 222, in FIG. 20B) by etchingtrenches 225, 226 to the isolation dielectric structures in thestructure 99, and the trenches 227 between columns of cells orthogonalto the word lines. The cell structure 220 a includes a first electrodemember 215, a second electrode member 216 and a third electrode member217. Insulating member 163 separates the first electrode member 215 fromthe second electrode member 216. Insulating member 164 separates thefirst electrode member 215 from the third electrode member 217. A bridge218 of memory material overlies the electrode members 215, 216 and 217and the insulating members 163, 164 to establish two memory cells on thestructure 220.

FIG. 21 illustrates a next stage in the process, in which a dielectricfill layer 230 with a planar top surface is formed over the electrodestructures and fills the gaps and trenches between them. In anembodiment of the process, the fill layer 230 is formed by high-densityplasma HDP chemical vapor deposition CVD, followed by chemicalmechanical polishing and cleaning. The dielectric fill may comprisesilicon oxides, silicon nitrides, and other insulating materials,preferably having good thermal as well as electrical insulatingproperties.

In some embodiments a structure for thermally insulating the bridges isprovided, in addition to or instead of the dielectric fill layer. In oneexample, the thermally insulating structure is formed by providing a caplayer of thermally insulating material over the bridges (218) andoptionally over the electrode layer, before applying the dielectricfill. Representative materials for the layer of thermally insulatingmaterial include materials that are a combination of the elementssilicon Si, carbon C, oxygen O, fluorine F, and hydrogen H. Examples ofthermally insulating materials which are candidates for use for thethermally insulating cap layer include SiO₂, SiCOH, polyimide,polyamide, and fluorocarbon polymers. Other examples of materials whichare candidates for use for the thermally insulating cap layer includefluorinated SiO₂, silsesquioxane, polyarylene ethers, parylene,fluoro-polymers, fluorinated amorphous carbon, diamond like carbon,porous silica, mesoporous silica, porous silsesquioxane, porouspolyimide, and porous polyarylene ethers. In other embodiments, thethermally insulating structure comprises a gas-filled void in thedielectric fill formed over the bridge 218 for thermal insulation. Asingle layer or combination of layers can provide thermal and electricalinsulation.

FIGS. 22A and 22B illustrate a next stage in the process, in which vias(not shown) are etched in the fill layer 230 to the electrode material,through the memory material and the fill. The via etch process may be asingle anisotropic etch for both the fill and the memory material, or atwo step process first etching the fill material with a first etchchemistry, and second etching the memory material with a second etchchemistry. After forming the vias, the vias are filled with tungsten orother conductive material, to form plugs 240 (240 a, 240 b in FIG. 22A),241 and 242 contacting the first electrode member (e.g. member 215) inthe electrode structures, for electrical communication with circuitryabove the electrode layer. In embodiments of the process, the vias arelined with a diffusion barrier layer and/or an adhesion layer, as knownin the art, and filled with tungsten or other suitable conductivematerial. The structure is then planarized by chemical mechanicalpolishing and cleaned. Finally a “clean up” etch is applied and theresulting structure is cleaned.

FIG. 23 illustrates a next stage in the process, in which a patternedconductive layer 250 is formed in contact with the plugs over the filllayer, providing bit lines and other conductors for the memory device,yielding the structure shown and described above with respect to FIG. 5.In embodiments of the process, a copper alloy damascene metallizationprocess is used in which the patterned conductive layer is formeddepositing fluorosilicate glass (FSG) on the exposed surface, and thenforming a photoresist pattern in the pattern desired. An etch is appliedremoving exposed FSG, and then liner and seed layers are deposited inthe pattern. Then, copper plating is applied to fill the pattern. Afterplating, an anneal step is applied, followed by a polishing process.Other embodiments can use standard Al—Cu processes, or othermetallization processes known in the art.

FIGS. 24A-24E illustrate an alternative procedure for polishing thestructure of FIG. 13 to yield the structure of FIG. 14. As illustratedin FIG. 24A, the structure of FIG. 13 is covered with a fill layer 260,such as photoresist or polysilicon, which covers the second electrodematerial layer 150. FIG. 24A also shows the effect of the process onperipheral circuitry outside the memory array. In particular, the firstelectrode material layer 261 covers the peripheral circuits along withany sidewall structures over the peripheral circuits. Likewise, the filllayer 260 overlies the layer 261.

FIG. 24B illustrates a next stage in the process, in which the filllayer 260 is etched and planarized by chemical mechanical polishing orotherwise, to the tops 270, 272 of the second electrode material layer150 across both the array and the peripheral circuits, leaving fillmembers 271 between the raised portions of the second electrode materiallayer 150.

FIG. 24C illustrates a next stage in the process, in which the secondelectrode material layer (TiN for example) is selectivelyanisotropically etched back to about the level of the desired surface ofthe electrode layer, leaving the fill members 271 and burrs of electrodematerial on the sides of the fill members and over the insulatingmembers. Next, as shown in FIG. 24D, the fill members are selectivelyetched, leaving burrs 290, 291 292 in the second electrode material.

FIG. 24E illustrates a last stage in the process, in which a chemicalmechanical polishing step is applied to planarize the structure, leavinga substantially planar surface 300 in the array area and substantiallyplanar surface 301 in the peripheral area, for the structure of FIG. 14.Reference numerals used in FIG. 14 for like structures are included inFIG. 24E for reference, but not described again.

An alternative to the technique described with reference to FIGS.16A-16B through 20A-20B, for forming the electrode structures and thebridges of memory material is illustrated in FIGS. 25A-25B and FIGS.26A-26B. The structure shown in FIG. 25B contains the front-end-of-lineaccess circuit components including the drain regions 104, 105 in thesemiconductor substrate, a common source region 103 in the semiconductorsubstrate, the word lines 107, 111 overlying channel regions in thesemiconductor substrate, the metal source line 106 which contacts thecommon source region 103, and the contact plugs 110, 112 which extendbetween the drain terminals 104, 105 and the second electrodes of thememory cells in the electrode layer, as described in detail above.According to the illustrated process, electrodes are patterned in theelectrode layer and the bridges of memory material are patterned in aself-aligned process. Thus, in preparation for the step of FIGS.25A-25B, the electrode layer is formed as described above with respectto FIG. 14, or otherwise. The electrode layer at this stage includes afirst electrode member 400 extending in a stripe along the substrateperpendicular to the page, which is arranged over the bottom 401 of theinsulating member, and between the insulating fences 402, 403. Also, theelectrode layer at this stage includes two second electrode members 404,405 extending in parallel stripes along the substrate perpendicular tothe page, outside of the insulating fences 402, 403, which separate thefirst and second electrode members. After formation of the electrodelayer, a layer of memory material 406, and a protective cap layer 407are formed, as discussed with respect FIG. 15. Next, as illustrated alayer of photoresist 408 is deposited and patterned to define thepattern (FIG. 25A) for a two memory cell set comprising a firstelectrode in the center, formed from the member 400, and a secondelectrode on the left formed from the member 404, and a second electrodeon the right formed from the member 405. Using the pattern shown in FIG.25A, the cap layer 407, the layer of memory material 408, and theelectrode layer are etched to define stacks, in which the remainingportions of the electrode layer (404, 400, 405) and of the layer ofmemory material 406 are aligned.

In a next step as illustrated in FIGS. 26A-26B, a photoresist trimmingprocess is applied, which isotropically etches the photoresist 408 ofFIG. 25A to form a more narrow etch mask 409 over the layer of memorymaterial and protective cap layer 407.

In the next step as illustrated in FIGS. 27A-27B, the cap layer 407 andlayer 406 of memory material are etched according to the more narrowetch mask 409. Then the photoresist is stripped, leaving a narrow bridgeof memory material, having a sub-lithographic width, and self-alignedwith the electrode members 400, 404, 405.

The procedure illustrated in FIGS. 25A-B through 27A-B, can be appliedto make self-aligned narrow line structures in other contexts.

In yet another alternative technique, self-aligned, sub-lithographicbridges can be implemented as illustrated in all FIGS. 28A-28B throughFIG. 33. FIGS. 28A-28B illustrate the first step in the process, and arelike the step illustrated in FIGS. 25A and 25B. The same referencenumerals are utilized, and the components are not described again. InFIGS. 28A-28B, the perspective is expanded to show isolation members420, 421 between the memory cell pairs, and to illustrate a number ofthe patterns 408 in the photoresist. Thus, as can be seen, thephotoresist layer is patterned using a lithographic process to definethe positions of the bridges of memory material over the electrodelayer.

In the next step, as shown in FIGS. 29A-29B, the photoresist patterns408 are subjected to isotropic etching to trim their width to form amore narrow patterns 430. Next, the layer of memory material 406 and thecap layer 407 are etched while being protected with the more narrow etchmasks defined by the patterns 430, and the photoresist is stripped,leaving the structure shown in FIGS. 30A-30B.

As shown in FIGS. 30A-30B, narrow bridges that comprise a stack of thememory material 436 and the cap layer 437 are positioned over the firstelectrode member 400, and the second electrode member 404 on the left,and the second electrode member 405 on the right. The bridges extendacross the insulating members 402 and 403.

In the next step, as illustrated in FIGS. 31A and 31B, sidewallstructure 438 is formed on the stack of the memory material 436 and thecap layer 437, by depositing a layer of material such as silicon nitrideover the structure, and then anisotropically etching the layer, leavingthe side walls 438. The combination of the stacks of memory material 436and the cap layer 437 with the sidewalls 438 form a new etch mask forthe electrode layer that is a wider than, and self-aligned with, thebridges.

As illustrated in FIG. 32A-32B, the electrode layer is etched using theside-wall etch mask, removing material down to the dielectric fill layer440, and leaving the electrode structures for the electrode layer whichare self-aligned with the narrow bridges of memory material, and theinsulating members 402 and 403.

As shown in FIG. 33, a dielectric fill 441 is applied over the structurefilling the trenches between the electrode structures and the bridges ofmemory material. The resulting structure is ready for processes used toform vias and plugs for contacting the electrode layer, and formetallization.

FIGS. 34A-34B through FIG. 46 illustrate alternative procedures forimplementing the bridge of memory material over the electrode layer,which are based on damascene techniques, that can prevent exposure ofthe memory material to photoresist and photoresist stripping processes.A first damascene technique is illustrated with the procedure beginningat FIGS. 34A-34B. FIGS. 34A-34B show the structure of FIG. 14, whichcomprises the front-end-of-line structures (103-107, 110-112, 420, 421are labeled) and the electrode layer including a first electrode member400, the second electrode member 404 on the left, and the secondelectrode member 405 on the right, which extend in stripes along thesubstrate perpendicular to the page, as described in detail above.According to a first embodiment of the damascene technique, a layer 500of dielectric such as silicon dioxide is formed over the electrodelayer, and cap layer 501 such as silicon nitride covers the layer 500.Photoresist 502 is applied and patterned to define locations 503 fortrenches to be etched in the layers 500, 501, exposing the surface ofthe cap layer 501 and crossing the insulating fences 402, 403 for memorycells.

In the next step illustrated by FIGS. 35A-35B, the layers 500 and 501are etched and the photoresist is stripped, leaving trenches 504, 505 inthe layers 500 and 501, extending to the surface of the electrode layer.

Next, as shown in FIG. 36, the structure of FIG. 35B is etched in amanner that is selective to the dielectric layer 500, leaving overhangs506 of the cap layer 501, over sidewalls 507 in the dielectric layer500. The selective etch for silicon dioxide layer 500 with a siliconnitride layer 501 can comprise dipping in a solution of dilute orbuffered HF, for example. Next, as shown in FIG. 37, a layer of memorymaterial is deposited over the structure, leaving strips 508 in thebottom of the trenches, with layer 509 on the top of the cap layer 501.The layer of memory material does not form on the side walls 507 becauseof the overhang 506.

In a next set of steps, the portions 509 of memory material on top ofthe cap layer 501, and the cap layer 501 are removed, and the trenchesare filled covering the strips 508 of memory material with dielectric,and the structure is planarized to form a layer of dielectric 512, asshown in FIG. 38. FIGS. 39A-39B illustrate a next step, in whichphotoresist is applied over the dielectric layer 512, and patterned todefine the layout of the first electrodes 514, the second electrodes515, 516 and bridges 511, 513 of memory material. The dielectric layer512, the memory material and the electrode metal layers are etched tothe underlying dielectric fill 420 according to the pattern of thephotoresist mask 520. Subsequent processes are applied to fill theresulting trenches 510 around the electrodes, form contacts to the firstelectrode 514, and apply bit lines overlying the structure, like theprocesses of FIGS. 21-23.

FIG. 40 illustrates a beginning step of an alternative damascenetechnique for forming the bridges of memory material. The process startsafter formation of the front-end-of-line structures (103-107, 110-112,420, 421 are labeled) and the electrode layer including a firstelectrode member 400, the second electrode member 404 on the left, andthe second electrode member 405 on the right, which extend in stripesalong the substrate perpendicular to the page, as described in detailabove. In this alternative technique, a sacrificial layer 450 ofpolysilicon or other material is deposited over the electrode layer.

As shown in FIGS. 41A-41B, a layer of photoresist is applied andpatterned to define masks 451, which overlie the positions of theelectrode structures to be formed from the electrode members 400, 404,405. The layer of photoresist is then isotopically etched to form morenarrow mask structures 452, as illustrated in FIGS. 42A-42B. The morenarrow mask structures 452 are then used as an etch mask to definenarrow sacrificial bridges 453 of the sacrificial material over theelectrode layer, as shown in FIGS. 43A-43B.

Then, a side wall structure 454 is applied to the sacrificial bridges453, which acts as an etch mask for the electrode structures in theelectrode layer, that includes the electrode members 400, 404, 405, withthe insulating members 402, 403.

FIGS. 44A-44B showed a result of etching the electrode layer using theetch masks formed by the sacrificial bridges 453 and side walls 454,resulting in trenches 455 down to the dielectric fill 440, and isolatingthe electrode structures. Following the etch, the bridges 453 ofsacrificial material are removed, leaving the side wall structures 454,and a layer 460 of memory material is formed, covering the side wallstructures 454 and in the trenches 455 in this technique, as shown inFIG. 45.

As shown in FIG. 46, the resulting structure is polished to remove thetop portions of the layer 460, leaving portions 461 over the electrodestructures and portions 462 within the trenches 455. A dielectric fill464 is applied and planarized to form a structure shown in FIG. 46,which is ready for procedures to form vias, contact plugs andmetallization as described above.

FIGS. 47 through 54A-54B illustrate another alternative technique formaking narrow lines of material on a substrate, which can be applied tomanufacturing the bridges of memory material over an electrode layer asdescribed herein. As shown in FIG. 47, the process begins with providinga substrate 600 with a layer of material 601, such as the memorymaterial described above. A protective cap layer may be included withthe layer 601. A sacrificial layer 602 of material, such as silicondioxide, silicon nitride, polysilicon or the like is formed over thelayer 601. A layer of photoresist is applied and patterned to provide anetch mask 603 over the sacrificial layer 602. In an embodiment makingbridges of memory material as described above, the etch mask 603 can bedefined with a width that is perpendicular to the page which is aboutequal to the length of the bridge material over the electrodes. The etchmask 603 is used during etching of the sacrificial layer 602, and thenstripped, to form the structure shown in FIG. 48, in which the layer 601has a sacrificial layer 604 with a pattern defined by the etch mask 603,including a ledge 605.

FIG. 49 shows a next step in which a layer 606 of sidewall material,such as a silicon nitride, silicon dioxide or polysilicon, is formedover the patterned sacrificial layer 604, and the layer 601. Next, asshown in FIG. 50, the sidewall material from layer 606 is etchedanisotropically and selectively to form sidewall 607. The layer 601 isthen etched, using the same etch step as applied for the sidewall etch,or using another etch exposure with an etch chemistry selective for thelayer 601 and the cap layer, if any, stopping on the substrate 600, sothat the end 608 of the layer 601 is beneath the sidewall structure 607,extending beyond the ledge 605 in the patterned sacrificial layer 604.

FIG. 51 shows the next step, in which a layer 609 of material, such asthe material used to form the sidewall structure 607, is formed over theresulting structure. Next, a planarization technique is applied toremove the portions of the layer 609 that are over the sacrificial layer604, exposing in the surface 610 of the sacrificial layer 604, asillustrated in FIG. 52, to subsequent etch processes. As can be seen,the end 608 of the layer 601 is beneath the still present sidewall,which in the case of layer 609 comprising the same material essentiallymerges with the remaining portions of layer 609. Optionally, the stepsof depositing and planarizing the layer 609 can be skipped, and thesidewall structure 607 is left as a mask after removal of thesacrificial layer 604, as mentioned with respect to FIG. 53.

FIG. 53 shows the results of selectively etching the sacrificial layer604, leaving the side wall structure 607 and (optionally) remainingportions of the layer 609, and the layer 601 extending beneath the sidewall on the edge of the remaining portions of the layer 609.

FIGS. 54A-54B illustrate a next step in the formation of the narrow lineat the end 608 of material by a sidewall masking technique. In FIG. 54A,a top view of the layer 609 with the thin line at the end 608 ofmaterial from layer 601 underneath the edge shown (it is actuallybeneath the edge of the layer 609 as shown in FIG. 54B), after removalof the portions of layer 601 not protected by the material 609.

FIG. 54B illustrates a side view, in which the end 608 of the layer 601is protected by the material 609 over the substrate 600. This manner, anarrow line of material is formed, such as a narrow line of memorymaterial used for the bridges in the memory cell structure describedabove, which has a sub-lithographic width and a sub-lithographicthickness, both of which can be defined by thin film thicknesses.

FIGS. 55-65 illustrate a structure and process based on use ofdual-damascene structures for the electrode layer. In a dual-damascene(DD) structure, a dielectric layer is formed in a two level (“dual”)pattern where a first level of the pattern defines trenches forconductor lines and a second level defines vias for connection tounderlying structure. A single metal deposition step can be used tosimultaneously form conductor lines and deposit material in the vias forconnecting the conductor lines to underlying structure. The vias andtrenches can be defined by using two lithography steps. Trenches aretypically etched to a first depth, and the vias are etched to a seconddepth making openings for contact to underlying structure. After thevias and trenches are etched, a deposition step fills both the vias andthe trenches with metal or other conductive material. After filling, theexcess material deposited outside the trench can removed by a CMPprocess, and a planar, dual-damascene structure with conductor inlays isachieved.

As shown in FIG. 55, in the dual-damascene process, a layer 651 ofmaterial, usually a dielectric, is formed over the front-end-of-linestructures, and acts as a layer in which damascene electrodes areinlaid. The damascene process includes a first patterned photoresistlayer 652 which overlies the layer 651, as shown in all FIG. 56. Thefirst patterned photoresist layer 652 defines the positions 653, 654,655 of trenches to be etched in the layer 651, which correspond to theelectrode members in the damascene electrode structure.

Using the patterned photoresist layer 652 as a mask, the layer 651 isetched to a first depth to that is not completely through the layer 651to form more shallow trenches 656, 657, 658 as shown in FIG. 57. Next, asecond patterned photoresist layer 659 is formed over the layer 651. Thesecond patterned photoresist layer 659 defines the positions 660, 661for contact to the plugs 110, 112 by the electrode members. Using thesecond patterned photoresist layer 659 as a mask, the layer 651 isetched completely through to the plugs 110, 112, to form deeper trenches662, 663 within the more shallow trenches 656, 657, 658, as shown inFIG. 59.

The resulting dual-trenched layer 651 is filled by a metal, such ascopper, or a copper alloy, with appropriate adhesion and barrier layersas known in the art to form the layer 664 illustrated in FIG. 60. Asshown in FIG. 61, chemical mechanical polishing or another step isapplied to remove the portions of the metal layer 664 down to thedielectric 651, resulting in an electrode layer having a dual-damascenestructure, with the electrode structures 665, 666, 667. The electrodestructures 665 and 667 have contacts extending down to the plugs 110 and112, while electrode structure 666 is isolated from the source line 106.

In the next step, shown by FIG. 62, a layer of memory material 668 and aprotective cap layer 669 are formed over the electrode layer 651. Thepatterned photoresist layer including masks 670 and 671 is formed overthe layer 669, as illustrated in FIG. 63. The masks 670 and 671 definethe positions of the bridges of memory material for the memory cells.Then, an etch step is applied to remove the layer 669 and the layer ofmemory material 668 in the regions uncovered by the masks 670 and 671,leaving bridges 672, 673 of memory material. The bridge 672 extends fromthe electrode structure 665 to the electrode structure 666 across aninsulating member 674. The width of the insulating member 674 definesthe length of the inter-electrode path through the bridge 672 of memorymaterial. The bridge 673 extends from the electrode structure 667 to theelectrode structure 666 across an insulating member 675. The width ofthe insulating member 675 defines the length of the inter-electrode paththrough the bridge 673 of memory material.

As illustrated in FIG. 65, after defining the bridges 672, 673, thedielectric fill (not shown) is applied and planarized. Then vias areetched in the dielectric fill over the electrode member 666. The viasare filled with a plug, such as tungsten, to form conductive plug 676. Ametal layer is patterned to define bit line 677 which contact the plug676, and is arranged along columns of memory cell pairs having astructure illustrated in FIG. 65.

FIG. 66 illustrates the resulting structure from the dual-damasceneelectrode layer process, with the dielectric material from the electrodelayer 651, shown in FIG. 65 removed for perspective. As can be seen, theelectrode structures 665 and 657 extend down to contact the tungstenplugs 110, 112, while the electrode structure 666 is isolated from thesource line 106. Also illustrated in FIG. 66 are dimensions for thelayout of the cell. The basic two memory cell structure can be laid outaccording to this manufacturing process in an area that is about 8F byabout 2F, where F is the minimum feature size for the lithographicprocess, transferring a pattern lithographically from a mask to thedevice being manufactured, and used to manufacture the device, anddefines the limits of the thickness of the insulating member between theelectrodes and the width of the bridges across the electrodes. Asignificant portion of the 8F length of the layout is consumed by theneed to provide for alignment tolerances for manufacturing of the plugs110, 112.

FIGS. 67-72 illustrate an alternative approach to manufacturing thefront-end-of-line structures with self-aligned contact vias forconnection to the electrode layer, allowing for smaller footprints inthe memory cell layout. The process includes laying out a plurality ofparallel conductive lines, manufactured for example using polysiliconwith silicide caps, and forming implants to provide source and drainterminals between the parallel conductive lines. A cross-section of thestructure resulting from these steps is shown in FIG. 67, in which theparallel conductive lines 801-806 overlying a semiconductor substratehaving doped regions 807-813 which define source and drain terminalsbetween the conductive lines 801-806. In the illustrated embodiment, theconductive lines 802, 803 and 805, 806 act as a word lines for accesstransistors. The conductive lines 801 and 804 act as bias lines used toprevent inversion between the source and drain terminals 807, 809, and811, 812 respectively. Thus, the conductive lines 801, 804 are isolationlines for isolation transistors, replacing the isolation trenches in theembodiments described previously. Thus, as illustrated, the length ofthe layout for a basic two memory cell structure can be reduced to about6F, using a self-aligned contact structure process which is shown inFIGS. 68-71.

A first step in the illustrated embodiment of the self-aligned contactstructure process is to form a fill layer 820 over the parallelconductive lines 801-806, as shown in FIG. 68. Next, the fill layer 820is etched using a lithographic process to define the position for sourcelines 821, 822 and for the plugs 823, 824, 825, 826, 827. Anymisalignment tolerances of the lithographic process are compensated forby relying on the parallel conductive lines as self-aligned etch masksas known in the art. The trenches in the dielectric fill layer 820 arefilled with a conductive material, such as a tungsten plug material, todefine the plugs 833-837 and source lines 831, 832 as illustrated inFIG. 70.

Next, as illustrated in FIG. 71, the electrode layer is formed using aprocess, like that starting at FIGS. 11A-11B above for example, formingpatterned structures that comprise a layer of silicon nitride 120 with alayer of titanium nitride 121 on topped provide an electrode structureisolated from the source line 831. FIG. 71 illustrates that thedimension of the electrode structure comprised of layers 120 and 121 isbetween 2F and 3F, allowing for smaller layout of the memory cellstructure. The balance of the procedure for forming the electrode layerand bridges of memory material is carried out according to procedures asdescribed above.

FIG. 72 is a schematic illustration of a memory array, like that of FIG.7, with the addition of the isolation lines, which can be implemented asdescribed with reference to FIGS. 5 and 6, modified by the self-alignedcontact structure of FIG. 71. Thus, reference numerals for elements ofFIG. 72 match corresponding elements in the structure of FIGS. 7. Itwill be understood that the array structure illustrated in FIG. 72 canbe implemented using other cell structures. In a schematic illustrationof FIG. 72, the common source line 28, the word line 23 and the wordline 24 are arranged generally parallel in the Y-direction. Isolationconductive lines 801 and 804 also lie parallel to the Y-direction. Bitlines 41 and 42 are arranged generally parallel in the X-direction.Thus, a Y-decoder and a word line driver are coupled to the word lines23, 24. A bias source is coupled to the conductive lines 801, 804, whichapplies ground potential or other potential, to isolate the two-cellstructures. An X-decoder and set of sense amplifiers are coupled to thebit lines 41 and 42. The common source line 28 is coupled to the sourceterminals of access transistors 50, 51, 52 and 53. The gate of accesstransistor 50 is coupled to the word line 23. The gate of accesstransistor 51 is coupled to the word line 24. The gate of accesstransistor 52 is coupled to the word line 23. The gate of accesstransistor 53 is coupled to the word line 24. The drain of accesstransistor 50 is coupled to the electrode member 32 for bridge 35, whichis in turn coupled to electrode member 34. Likewise, the drain of accesstransistor 51 is coupled to the electrode member 33 for bridge 36, whichis in turn coupled to the shared electrode member 34. The electrodemember 34 is coupled to the bit line 41. For schematic purposes, theelectrode member 34 is illustrated at separate locations on the bit line41. It will be appreciated that separate electrode members can beutilized for the separate memory cell bridges in other embodiments.Access transistors 52 and 53 are coupled to corresponding memory cellsas well on line 42. It can be seen that the common source line 28 isshared by two rows of memory cells, where a row is arranged in theY-direction in the illustrated schematic. Likewise, the electrode member34 is shared by two memory cells in a column in the array, where acolumn is arranged in the X-direction in the illustrated schematic. Theisolation conductive lines 801, 804 bias the transistors 850, 851, 852,853 in an off condition, preventing current flow between the drainterminals of adjacent memory cells.

Most phase change memory cells known to applicant are made by forming asmall pore filled with phase change material, and top and bottomelectrodes contacting the phase change material. The small porestructure is used to reduce the programming current. This inventionreduces programming current without formation of the small pore,resulting in better process control. Furthermore, there are no topelectrodes on the cell, avoiding some possible damage of the phasechange material from processes used to form the top electrode.

A cell described herein comprises two bottom electrodes with adielectric spacer in between and a bridge of phase change material onthe top of the electrodes spanning across the spacer. The bottomelectrodes and dielectric spacer are formed in an electrode layer overfront-end-of-line CMOS logic structures or other function circuitstructures, providing a structure that easily support embedded memoryand function circuits on a single chip, such as chips referred to assystem on a chip SOC devices.

Advantages of an embodiment described herein include that the phasechange happens on the center of the bridge over the dielectric spacer,rather than on the interface with an electrode, providing betterreliability. Also, the current used in reset and programming is confinedin a small volume allowing high current density and resultant localheating at lower reset current levels and lower reset power levels. Thestructure in embodiments described herein allows two dimensions of thecell to be defined by thin film thickness, achieving better processcontrol at nanometer scales. Only one dimension of cell can be definedby a lithographic process using a trimmed mask layer, which avoids morecomplex shrinking techniques.

While the present invention is disclosed by reference to the preferredembodiments and examples detailed above, it is to be understood thatthese examples are intended in an illustrative rather than in a limitingsense. It is contemplated that modifications and combinations will occurto those skilled in the art, which modifications and combinations willbe within the spirit of the invention and the scope of the followingclaims.

1. A memory device, comprising: a programmable memory cell comprising afirst electrode having a top surface, a second electrode having a topsurface, an insulating member between the first electrode and the secondelectrode, and a bridge between the first and second electrodes acrossthe insulating member, the bridge having a first side and a second sideand contacting the top surfaces of the first and second electrodes onthe first side, wherein the bridge comprises memory material having atleast two solid phases; and an isolation device having a terminalbeneath the second electrode, and a conductor extending between theterminal and the second electrode.
 2. The device of claim 1, wherein thethickness of the insulating member is about 50 nm or less, and saidbridge comprises a thin film with a thickness about 50 nm or less and awidth about 50 mn or less.
 3. The device of claim 1, wherein thethickness of the member is about 20 nm or less, and said bridgecomprises a thin film with a thickness about 20 nm or less and a widthabout 20 nm or less.
 4. The device of claim 1, wherein said bridge has athickness about 10 nm or less and a width about 10 nm or less.
 5. Thedevice of claim 1, wherein the first and second electrodes andinsulating member comprise elements in a single layer of materials, andthe bridge includes a top side and a bottom side and said first side isthe bottom side.
 6. The device of claim 1, wherein the first and secondelectrodes and insulating member comprise elements in a single layer ofmaterials having a substantially planar top surface, and the bridgeincludes a lop side and a bottom side, the bottom side contacting thesubstantially planar top surface of the single layer, whereby said firstside is the bottom side.
 7. The device of claim 1, wherein the isolationdevice comprises a transistor.
 8. The device of claim 1, wherein theconductor between the terminal and the second electrode comprises aconductive plug in a contact via.
 9. The device of claim 1, wherein theterminal comprises a doped region in a semiconductor substrate.
 10. Thedevice of claim 1, wherein the isolation device comprises a transistor,and the terminal comprises a doped region in a semiconductor substrateacting as a source or drain of the transistor, and further including atransistor gate structure adjacent the doped region, and over thesemiconductor substrate.
 11. The device of claim 1, wherein theinsulating member comprises silicon nitride.
 12. The device of claim 1,wherein the memory material comprises a combination of Ge, Sb, and Te.13. The device of claim 1, wherein the memory material comprises acombination of two or more materials from the group of Ge, Sb, Te, Sc,In, Ti, Ga, Bi, Sn, Cu, Pd, Pb, Ag, S, and Au.
 14. An integrated circuitcomprising: a semiconductor substrate; a plurality of transistors havingterminals including doped regions in the semiconductor substrate, andincluding components of function circuits adapted to process data; andan array of programmable memory cells, the programmable memory cells inthe array respectively comprising a first electrode having a topsurface, a second electrode having a top surface, an insulating memberbetween the first electrode and the second electrode, and a thin filmbridge between the first and second electrodes across the insulatingmember, the bridge having a first side and a second side and contactingthe top surfaces of the first and second electrodes on the first side,and wherein the bridge comprises memory material having at least twosolid phases; wherein the plurality of transistors includes componentsof access circuits for the array of programmable memory cells.
 15. Thedevice of claim 14, wherein the thickness of the insulating member isabout 50 nm or less, and said bridge comprises a thin film with athickness about 50 nm or less and a width about 50 nm or less.
 16. Thedevice of claim 14, wherein the thickness of the member is about 20 nmor less, and said bridge comprises a thin film with a thickness about 20nm or less and a width about 20 nm or less.
 17. The device of claim 14,wherein said bridge has a thickness about 10 nm or less and a widthabout 10 nm or less.
 18. A memory device, comprising: a substrate; anelectrode layer on the substrate, the electrode layer including an arrayof electrode pairs having first electrode having a top surface, a secondelectrode having a top surface, and an insulating member between thefirst electrode and the second electrode, and an array of bridges acrossthe insulating members of respective electrode pairs, the bridges havingrespective first sides and second sides and contacting the top surfacesof the first and second electrodes in the respective electrode pairs onthe first sides, wherein the bridges comprise memory material having atleast two solid phases; and a plurality of bit lines, bit lines in theplurality contacting the first electrodes of memory cells in respectivecolumns of memory cells in the array; a plurality of bias lines; aplurality of isolation devices, isolation devices in the pluralityhaving a first terminal coupled to a bias line in the plurality of biaslines, having a second terminal, and having a conductor extendingbetween the second terminal and the first electrode of a correspondingmemory cell in the array; and a plurality of word lines, word lines inthe plurality being coupled with isolation devices for memory cellsalong respective rows in the array, so that control signals on the wordlines control connection of memory cells along the respective rows toone of the bias lines in the plurality of bias lines.
 19. The device ofclaim 18, wherein said bias lines in the plurality of bias lines arearranged adjacent corresponding pairs of rows in the array, and two rowsof isolation devices in the plurality of isolation devices coupled withsaid corresponding pairs of rows are coupled to a shared bias line inthe plurality of bias lines.
 20. The device of claim 18, wherein saidbit lines in the plurality of bit lines are arranged along correspondingcolumns of in the array, and two adjacent memory cells in thecorresponding columns share a contact structure for connecting saidfirst electrodes of the two adjacent memory cells to a bit line in theplurality of bit lines.
 21. The device of claim 18, wherein thethickness of the insulating member is about 50 nm or less, and saidbridge comprises a thin film with a thickness about 50 nm or less and awidth about 50 nm or less.
 22. The device of claim 18, wherein thethickness of the member is about 20 nm or less, and said bridgecomprises a thin film with a thickness about 20 nm or less and a widthabout 20 mn or less.
 23. The device of claim 18, wherein said bridge hasa thickness about 10 nm or less and a width about 10 nm or less.